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Abstract
This paper presents a robust deadbeat predictive power control (DPPC) for PWM rectifiers with consideration
of parameter mismatches under unbalanced grid conditions. Firstly, conventional DPPC is modified to extend its
application to both ideal and unbalanced grid conditions. Secondly, tracking error of the modified DPPC with
inaccurate grid-side impedance is analyzed. Thirdly, a discrete-time power disturbance observer (DPDO) is designed
to achieve accurate power control with mismatched parameters. The designed DPDO can predict complex power at
the next sampling instant and estimate system disturbance simultaneously. Therefore, the DPDO can contribute to
eliminate steady-state tracking error resulting from disturbances caused by inaccurate parameters and compensate one-
step delay in digital implementation. Although satisfactory steady-state performance can be obtained with modified
DPPC and DPDO, transient performance still deteriorates significantly with inaccurate value of grid-side inductance.
Thus, an online adaptive method to estimate mismatched inductance is finally developed based on the proposed
DPDO. Both DPPC and DPDO are implemented in the stationary reference frame without coordinate transformation.
Theoretical analysis confirms that the proposed DPDO can track disturbance without phase lag or magnitude error.
Experimental tests and comparative studies with a prior DPPC on a two-level PWM rectifier validate the effectiveness
of the proposed scheme.
Index Terms
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I. INTRODUCTION
Three phase voltage source PWM rectifiers (VSR) have been widely used in various applications [1], [2]. To
control the power flow of VSR, voltage oriented control (VOC) [3], [4], direct power control (DPC) [5], [6], model
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predictive control [7], [8], etc. have been proposed.
VOC has advantages of satisfactory steady-state performance and fixed switching frequency. However, to prevent
high overshoot and reduce the sensitivity to noise, it is difficult to achieve fast dynamic responses by VOC using
conventional proportional-integral controllers [9]. DPC utilizes two hysteresis controllers to control active power
and reactive power. Fast power response, simplicity for implementation and good robustness against parameter
variation are usually considered as the main virtues of DPC. However, large power ripples, high sampling frequency
and variable switching frequency are limitations that need to be solved [10]. Recently, finite control-set model
predictive control (FCS-MPC) has attracted wide attention due to quick dynamic responses, satisfactory steady-
state performance and simplicity of handling state constraints [1], [11]. As FCS-MPC is a model based control
scheme, the variation of parameters would inevitably cause performance deterioration [12] and FCS-MPC has
drawbacks of the requirement of fast sampling frequency and high computational burden, especially for a long
prediction horizon in practical application.
Apart from FCS-MPC, deadbeat control (DBC) is another form of model based predictive control. This method
has been widely used in the current control [13], [14], torque control [15], [16] and power control [17], [18] for motor
drives and converters. In [10], a space vector modulation (SVM) based deadbeat predictive power control (DPPC) is
investigated. Then, it is extended in [18] using a new definition of reactive power to eliminate active power ripples
while maintaining sinusoidal grid currents under unbalanced grid voltages. The merits of DPPC includes constant
switching frequency, no need to use phase-locked-loop (PLL) and fast dynamic response. However, as DPPC is
derived based on inverse model of the system, exact model parameters are required to obtain an accurate control
signal. If parameter mismatches exist, the calculated control signal can not force the concerned state variables to
reach their references.
To address deteriorated control performance caused by parameter mismatches for predictive control, different
online correction methods can be found in literature. In [19], the effects of model uncertainty is studied and then
a least squares estimation is designed to update model parameters. In [20], the grid-side inductance is estimated
by comparing magnitudes of calculated grid voltages within two sampling periods. However, since magnitude of
grid voltage vector is not a constant for unbalanced three-phase voltages, this method cannot be directly applied
to unbalanced networks. Other techniques, such as evaluating tracking error of reactive power [21] and injecting
test signals [22] can also be employed to get actual model parameters. Apart from parameter adaption, disturbance
observers are also employed in many studies to improve control accuracy. A Luenberger observer is designed in
[13] and [23] to improve robustness of predictive control. Both schemes are implemented in synchronous reference
frame. A proportional–integral observer is proposed in [24] for one-step ahead predictor without offset during
steady-state operation. Since integrator can not track AC disturbances without phase lag and magnitude error, this
scheme should be implemented in synchronous reference frame as that in [13] for three-phase VSRs. For those
control schemes implemented in stationary reference frame (e.g. DPPCs in [10] and [18]), it is preferable to design
a disturbance observer in stationary reference frame.
For deadbeat control of power converters, both current vector and complex power can be selected as control
variable. In most previous research [13], [24]–[26], disturbance observers are designed based on measured current.
Few have considered a disturbance observer constructed based on the complex power. What’s more, they are usually
designed assuming an ideal grid. Hence, their feasibility in unbalanced grid conditions needs to be further verified.
As these disturbance observers are usually implemented in the synchronous reference frame, they can not be simply
integrated into control schemes implemented in stationary reference frame. There are some observers designed
for unbalanced network, such as those presented in [27]–[29]. However, they are usually used for estimating or
predicting fundamental and harmonic components of grid voltages. Using an observer to estimate disturbances
caused by mismatched parameters under unbalanced grid conditions in stationary reference frame still needs to be
investigated.
In practical application, it is necessary to ensure that PWM rectifier could properly work under both ideal and
unbalanced grid conditions. For a weak grid, unbalanced grid condition with 15% single-phase voltage sag is very
common [30]. Considering severely unbalanced conditions may occur due to grid fault, highly imbalanced load,
etc., more severe voltage sag such as 50% and 90% voltage dips in single-phase are experimentally investigated
in [31]. In this paper, the disturbance observer and DPPC presented in [32] which can only work properly under
ideal grid conditions are revised to extend their application under unbalanced grid conditions. In [32], the DPDO
is designed and analyzed in continuous-time domain with subsequent discretization for practical implementation.
In this paper, the DPDO is developed in the discrete-time domain for the three-phase three-wire converter system.
As the discrete nature of the digital controller is directly considered in the design phase, more accurate analytical
results and simplified implementation process are achieved. Furthermore, the guidelines for choosing observer
parameters are developed, and an online adaptive method for inductance estimation is proposed to further improve the
dynamic performance. For the proposed DPDO based DPPC, the estimation of disturbances caused by mismatched
parameters is integrated into one-step ahead prediction procedure. As such, one-step delay compensation and
disturbance estimation can be achieved simultaneously. Therefore, the proposed scheme would not substantially
increase complexity compared to a standard DPPC. Experimental results and comparative research with a prior
method [18] justify the effectiveness of the proposed method.
II. DYNAMIC EQUATIONS OF VSR
For a three-phase three-wire PWM rectifier, its mathematical model in the stationary αβ reference frame can be




= ug − uc −Rgig (1)
where ug = ugα+jugβ , uc = ucα+jucβ and ig = igα+jigβ are grid voltage vector, converter voltage vector and
grid current vector respectively; Lg and Rg are inductance and resistance of grid-side filter. The grid-side complex
power S can be calculated as
S = P + jQ = 1.5i∗gug. (2)
where, P and Q are active power and reactive power; superscript ∗ denotes the conjugate of a complex vector.
For unbalanced grid voltages, ug can be decomposed into fundamental positive sequence component (FPSC) ugp
and fundamental negative sequence component (FNSC) ugn as
ug = ugp + ugn. (3)
The zero-sequence component is omitted in (3), because it has no effect on power control for a three-phase three-wire
converter system [31]. Similarly, grid current ig can be written as
ig = igp + ign. (4)
With grid voltage in (3) and the current controlled as shown in (4), the instantaneous power can be calculated as P
Q
 =
 P + Pc cos(2ωgt) + Ps sin(2ωgt)
Q+Qc cos(2ωgt) +Qs sin(2ωgt)
 (5)
where P and Q are average value of the active power and reactive power and Pc, Ps and Qc, Qs are ripple
















































































where i+dq , e
+
dq represent FPSCs of grid current and grid voltage in the positive-sequence synchronous reference
frame and i−dq , e
−
dq denote FNSCs in the negative-sequence synchronous reference frame. It is clear that there are






q ). This implies only four control targets can be established [31]. In
most applications, the average active power and reactive power are controlled to follow their references, i.e.,
P = P ref (12)
Q = Qref (13)
The remaining two control functions can be selected as one of the following. 1) Eliminating active power ripples,
i.e., Pc = 0 and Ps = 0. In this case, Qc and Qs leave to be uncontrolled and thus reactive power ripples exist
under unbalanced grid conditions [2]; 2) Eliminating reactive power ripples, i.e., Qc = 0 and Qs = 0. In this case,
Pc and Ps are uncontrolled and thus there are active power ripples. 3) Achieving balanced and sinusoidal input
currents, i.e., i−d = 0 and i
−




q ) are available which can only
be used for satisfying (12) and (13). As Pc, Ps and Qc, Qs are all uncontrolled, both active power and reactive
power exhibit power oscillations if grid voltages are unbalanced [31]. As stated above, all control objectives have
their own merits and drawbacks under unbalanced grid conditions. To ensure a fair comparison with [2] and verify
the effectiveness of the proposed DPDO, the same control objective of eliminating active power ripples as [2] is
selected in this paper.




g = −jugp + jugn. (14)









= jωgugp − jωgugn = −ωg (−jugp + jugn) = −ωgu
′
g. (15)































It should be noted that (16) is valid for both ideal and unbalanced grid conditions. For an ideal grid, u
′
g = −jug
holds. In this case, derivative of complex power is the same as that presented in [18], which is a special case of
(16).
With a small sampling period, the simple forward Euler method can be employed to discretize (16). The result
is shown in (17).






(∣∣ukg ∣∣2 − (ukc)∗ ukg)− (Rg + ωgLgJk) · Sk] (17)







III. DEADBEAT PREDICTIVE POWER CONTROL
A. Reference Compensation for Unbalanced Grid Voltages
In this paper, the control objectives under unbalanced grid conditions are selected as keeping instantaneous active
power constant and grid currents sinusoidal. As stated in [2], this can be achieved by adding an imaginary part to







where,  and ⊗ denote dot product and cross product of two complex vectors respectively; P ref is the reference
of active power. Detailed derivation of (18) can be found in [2] and thus it is not repeated here. As ug  u
′
g = 0
for a ideal grid, Scom presents in (18) is suitable for both ideal and unbalanced grid conditions. After calculating
Scom, the reference of complex power can be obtained as
Sref = P ref + jQref + Scom. (19)
The reactive power reference Qref is set as zero in this paper. However, it can be found from (18) and (19) that an
oscillating imaginary component would be added to the original power reference if grid voltages are unbalanced.
Hence, after compensation, the reactive power reference oscillates under unbalanced conditions. Substituting (18)
into (19), Sref can be further rewritten as


















B. Influence of Mismatched Parameters On Tracking Accuracy
Assuming Sk+1 = Sref , the converter voltage that forces the complex power to reach its reference at the next


















One can see that the expression of ukc includes parameters of grid-side inductance and resistance, which may vary
with time due to saturation, temperature, etc. With mismatched parameters, the actual power would deviate from
its reference, reducing the accuracy of power control.
To evaluate the impact of parameter mismatch, the estimated inductance and resistance that used in the controller
are defined as
L̂g = Lg −∆L (23)
R̂g = Rg −∆R (24)
where ∆L and ∆R are the errors of estimated inductance and resistance respectively. In practical application, ukc


















Replacing ukc in (17) with the above calculated û
k
c yields


























It is clear that if ∆L and ∆R are zero, Sk+1 equals Sref . However, if there is any mismatch, the applied voltage
(25) can no longer force Sk+1 to reach Sref . As conventional DPPC is sensitive to parameter variations, a robust
DPPC based on disturbance estimation will be proposed in the following text. Since Sk+1 ≈ Sk during steady-state






In practical application, the grid-side resistance is usually small to reduce power losses. Additionally, the influence
of ∆R is multiplied by a small value Tsc/L̂g. Hence, influence of ∆R on power control is usually negligible.
IV. DISTURBANCE ESTIMATION IN DISCRETE-TIME DOMAIN
A. Design of DPDO
According to (17), one-step ahead prediction can be rearranged using the following equation with estimated
inductance and resistance as






(∣∣ukg ∣∣2 − (ukc + ukd)∗ ukg)− (R̂g + ωgL̂gJk) · Sk] (29)
where ud is the disturbance voltage that compensates the impact of inaccurate parameters so that the responses of
(29) is exactly the same with (17). Subtracting (29) from (17) yields























Similar to ug , ud can be decomposed into FPSC udp and FNSC udn under unbalanced grid condition. The proof is








As ∆L and ∆R are unknown, ud is not directly available. A discrete-time disturbance observer is thus designed





























where uo is a control function; ûd is the estimation of disturbance voltage ud; ûdp and ûdn are FPSC and FNSC
decomposed from ûd; λ is a gain for disturbance voltage estimation. Subtracting (29) from (33.1), the following















where es = Ŝ−S is the error of complex power; eu = ûd−ud is the error of disturbance voltage. It should be noted
that actual complex power Sk rather than estimated value Ŝ
k
is used in the last term of (33.1). Such arrangement
can cancel (R̂g + ωgL̂gJk) related terms in the error equation (34). This can significantly facilitate design process
of the observer because Jk is a varying parameter. Setting that the estimation error decays exponentially, i.e.,
ek+1s = (1− qTsc)eks (35)






∗ukg − L̂gqeks = 0 (36)
Considering the estimation error eku as the disturbance, the control function u
k






























z − (1− qTsc)
(39)
where z is a shift operator and ed = −(eu)∗ug . The pole of F (z) is
p = 1− qTsc. (40)
To ensure stability, |p| < 1 must be satisfied, i.e.,




Namely, if q satisfies condition (41), estimator of complex power as shown in (33) is stable. In the next subsection,
the convergence of the observer will be analyzed and a guideline for selection of q and λ is developed.
B. Analysis of DPDO







z − (1− qTsc)
(42)
It can be seen that uo is low pass filtered value of eu. As estimated disturbance voltages ûdp and ûdn are
reconstructed based on uo, larger q is required for faster dynamic performance. On the other hand, smaller q is
preferable for better noise immunity.


























































Fig. 1. Bode diagram of J(z).








8λ− qTsc = qTsc, (48)









According to (49) and considering e−qTsc/2 ≈ 1− qTsc/2, damping ratio can be set as
√
2/2 ≈ 0.707 by satisfying












Fig. 1 shows the bode diagram of J(z). One can see that, there is no magnitude and phase error at fundamental
positive frequency and fundamental negative frequency. Namely, ûd could track FPSC and FNSC of ud accurately.
Meanwhile, DC offset and high frequency noises can be suppressed.



















It has been shown that ûd could track ud without error. Once ûd equals ud, ed = 0. According to (52), estimation
error of complex power es would be finally zero, i.e., estimated complex power can converge to its actual value.
C. Inductance Estimation based On DPDO
As can be seen from (31), a derivative term of complex power related to ∆L exists in ud. Consequently, a
large disturbance would occur during transient process, e.g. during step responses. This would lead to deteriorated
dynamic performance of DPPC. Hence, it is necessary to estimate ∆L online for better dynamic performance.
























According to (53), multiplying the conjugate of the ukd with u
k


















To calculate the mismatched inductance from (54), ∆R related terms must be eliminated to avoid its influence on






⊗ Sk = 2ωg∆L
3
∣∣∣Sk∣∣∣2((u′g)k ⊗ ukg)∣∣∣(u′g)k∣∣∣2 (55)




∣∣∣∣(u′g)k∣∣∣∣2 · ((ukd)∗ ukg)⊗ Sk∣∣∣Sk∣∣∣2 ((u′g)k ⊗ ukg) (56)
However, direct calculation is sensitive to measurement noises. In order to obtain a smooth estimation, ∆L̂ can be
calculated by integrating ∆L as




∣∣∣∣(u′g)k∣∣∣∣2 · ((ukd)∗ ukg)⊗ Sk∣∣∣Sk∣∣∣2 ((u′g)k ⊗ ukg) (57)
where, h > 0 is a gain of the integrator. As analyzed in the previous section, ûkd can track u
k
d without error. Therefore,
the estimated ûkd from the proposed DPDO is used to replace u
k
d in practical application. With estimation of the
mismatched inductance, the estimated inductance L̂g can be expressed as
L̂g = L̂0 + ∆L̂
k (58)
where L̂0 is the initialized grid-side inductance in the algorithm, which can be obtained by measurement with a
meter or roughly set based on the developer’s experience if it is unknown. With the proposed inductance estimation,
the mismatch between L̂0 and the actual inductance Lg is online corrected and thus an accurate prior knowledge of
grid-side inductance is not required in the proposed method. According to (23) and (58), the mismatched inductance
∆L becomes
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Fig. 2. Block diagram of the proposed DPDO. (•)∗ means conjugate of a complex vector and ⊗ denotes cross product of two complex vectors.
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Fig. 3. Control diagram of DPDO based DPPC.





z − 1 + hTsc
. (60)
It is seen that ∆L̂ is the low-pass filtered value of initial estimation error Lg − L̂0. The bandwidth of the low-pass
filter is approximately h. Generally, inductance does not vary abruptly in practical applications. A smaller h is
preferable for obtaining a smooth ∆L̂. In this paper, h is chosen as 50. Additionally, the incorporation of a low
pass filter can ensure the outer loop of inductance estimation works slower than the inner disturbance observer.
This helps to decouple the interference between two loops. A complete block diagram of the proposed DPDO is





















Fig. 4. Control diagram of PLL for online frequency adaption.
V. DPDO BASED ROBUST DPPC
The control diagram of the proposed DPDO based DPPC is shown in Fig. 3. In this paper, only power control
performance is concerned and thus the outer DC link voltage control is not discussed here.
Similarly, to make the complex power S reach the reference at the next sampling period, the converter voltage




















c − ukd. (62)
As ukd is unknown, its estimated value û
k
d from the DPDO introduced in the previous section is used in (62) to
calculate the control voltage. After getting ukc , SVM is used to generate switching signals to control the rectifier. It
is seen from (21) that the calculation of Sref requires quadrature value of grid voltage vector. In this paper, second
order generalized integrator (SOGI) is used to get u
′
g . More details about SOGI can be found in [34] and thus it is
not repeated here. After obtaining u
′
g , the FPSC of grid voltage vector can be calculated as ugp = 0.5(ug + ju
′
g).
Based on the calculated ugp, a standard PLL can be employed for online grid frequency adaption as shown in Fig.
4.
Typically in digital implementation, there is one-step delay between the calculated control voltage and the applied
voltage. Similar to [2], [12], [17], the control voltage at (k+ 1)th instant is calculated for delay compensation. By
shifting (61) one step ahead, the control voltage uk+1c can be obtained. It can be seen from (61) that the calculation
of uk+1c requires S
k+1, uk+1d , u
k+1
g and power reference S
ref at (k + 2)th instant. In the following text, the
predictions of these variables will be introduced.
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Fig. 6. Experimental test setup.
As can be seen from (33), Ŝ
k+1
and ûk+1d are directly available in the DPDO. As the designed DPDO can the
track actual power accurately despite of mismatched parameters, Ŝ
k+1
and ûk+1d are employed to replace S
k+1
and uk+1d to compensate one-step delay.
For better tracking performance, the complex power reference at (k+2)th instant should be predicted in practical






are required, which can be obtained by further shifting
(63) and (64) one-step ahead. Then, Sref can be calculated based on (21) as





























− ûk+1d . (66)
It should be noted that for a conventional deadbeat predictive power control under unbalanced grid conditions,
the predictions of Sk+1, uk+1g and S
ref at (k+2)th instant are also required to compensate for one-step delay. The
difference is that in conventional methods, the complex power Sk+1 is directly predicted based on the estimated
system model (29). This will result in errors when there are model mismatches. While in this paper, the complex
power at (k + 1)th instant is obtained by a closed-loop DPDO as shown in (33), which can provide accurate
predictions even with model uncertainties. Since delay compensation and disturbance estimation are integrated
together, the complexity is not substantially increased compared with conventional deadbeat predictive power control,
as also confirmed by the comparison of execution time shown in the next section. A schematic diagram of the
proposed control algorithm is shown in Fig. 5.
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Fig. 7. Experimental results of prior DPPC when L̂g = 0.5Lg . uabc:
150 V/div, P : 500 W/div, Q: 500 Var/div, Qerr : 100 Var/div, iabc : 8
A/div.
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time (s)
Fig. 8. Experimental results of DPDO based DPPC without ∆L
adaptation when L̂0 = 0.5Lg . uabc: 150 V/div, P : 500 W/div, Q:
500 Var/div, Qerr : 100 Var/div, iabc : 8 A/div.
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Fig. 9. Experimental results of DPDO based DPPC with ∆L adaptation
when L̂0 = 0.5Lg . uabc: 150 V/div, P : 500 W/div, Q: 500 Var/div,
Qerr : 100 Var/div, iabc : 8 A/div.
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time (s)
Fig. 10. Experimental results of prior DPPC when L̂g = 2Lg . uabc:
150 V/div, P : 500 W/div, Q: 500 Var/div, Qerr : 200 Var/div, iabc : 8
A/div.
VI. EXPERIMENTAL RESULTS
Experimental tests on a two-level VSR were performed to verify the effectiveness of the proposed method. The
system and control parameters are listed in Table I. The per-unit values are calculated with power base and voltage
base selected as 1 kVA and 150 V respectively. A 32-bit DSP TMS320F28335 is used to implement the whole
algorithm. Experimental data is sampled by a scopecorder DL850. Chroma 61511, a programmable AC source,
is used to provide unbalanced grid conditions. The whole experimental setup is shown in Fig. 6. A prior method
TABLE I
SYSTEM AND CONTROL PARAMETERS
System Parameters Symbol Value p.u. value
Line resistance Rg 0.3 Ω 0.0077
Line inductance Lg 10 mH 0.0806
Line-line voltage UN 150 V 1
DC-link capacitor C 840 µF 10.2842
Line voltage frequency fg 50 Hz 1
Load resistance RL 100 Ω 2.566
Sampling period Tsc 100 µs 0.005
DPDO parameter 1 q 2000 N/A
DPDO parameter 2 λ 0.05 N/A
presented in [18], which is named as prior DPPC in the following text, was also carried out for comparison. On
the laboratory test rig, it takes 39.27 µs and 43.73 µs to execute algorithms of the prior DPPC and the proposed
DPPC respectively. Compared with the prior DPPC, the execution time is only increased by 4.46 µs, suggesting
that the complexity is not substantially increased by incorporating the proposed disturbance observer and online
inductance adaption. Considering the limitation of the execution time, the sampling frequency must be set below
1/43.73µs ≈ 22.8 kHz. In all the following experimental tests, the sampling frequency and switching frequency
are set as 10 kHz in order to obtain satisfactory performance with acceptable switching losses and sufficient time
for executing the control algorithm. For the studied PWM rectifier, the minimum DC-link voltage should be larger
than the peak value of line-line grid voltage. As shown in the Table I, the peak line-line voltage for our test rig is
150
√
2 ≈ 212 V. Considering the load resistance is 100 Ω, the active power reference should be no smaller than
2122/100 = 450 W. Additionally, due to the limitation of the rated current, the active power reference is set below
1000 W. To avoid the influence of outer DC voltage control loop on the inner power control, experimental tests
were initially carried out by disconnecting outer PI controller and the rectifier works in power control mode. After
verifying the superiority of the proposed DPPC, the voltage control mode is tested and the closed-loop DC voltage
regulation is verified with step change in DC load.
Figs. 7-9 show the comparative results when the initial estimated inductance L̂0 is half of the actual value.
Initially, P ref is 600 W and then steps to 1000 W. And, 50% voltage dip in phase-A is applied during the whole
experimental tests. In the figure, Qerr is the tracking error of reactive power. It is seen that both methods can
achieve constant active power and sinusoidal grid currents under unbalanced grid conditions. However, the prior
DPPC is sensitive to the grid-side inductance mismatch, as analyzed in the Section III-B. From Fig. 7, one can see
that there is a significant deviation of reactive power for the prior DPPC. While from Fig. 8, it is seen that Qerr
is around zero during steady state for the DPDO based DPPC. Though steady-state tracking accuracy is improved
with DPDO, existence of ∆L will result in deteriorated dynamic performance as analyzed previously. It can be
seen in Fig. 8 that there is larger tracking error of reactive power and slower tracking performance of active power
during the transient process. Fig. 9 shows test results when ∆L is adapted online. The undesired transient responses
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Fig. 11. Experimental results of DPDO based DPPC without ∆L
adaptation when L̂0 = 2Lg . uabc: 150 V/div, P : 500 W/div, Q: 500
Var/div, Qerr : 100 Var/div, iabc : 8 A/div.
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Fig. 12. Experimental results of DPDO based DPPC with ∆L
adaptation when L̂0 = 2Lg . uabc: 150 V/div, P : 500 W/div, Q: 500
Var/div, Qerr : 100 Var/div, iabc : 8 A/div.
shown in Fig. 8 does not exist when ∆L adaption is enabled. These tests confirm that the proposed DPDO can
improve tracking accuracy of DPPC under parameter mismatches. Further improvement can be made by online
adaptation of inductance. Apparently, DPDO based DPPC with online inductance estimation presents best overall
performance in this test.
Under the same conditions as previous tests, Figs. 10-12 illustrate comparative results when the initial estimated
inductance L̂0 is twice of the actual value. For prior DPPC as shown in Fig. 10, significant ripple components can
be observed in the recorded power and current waveforms, indicating the control system is poorly damped in this
test case. For DPDO based DPPC without inductance estimation as shown in Fig. 11, the steady-state waveforms
are smooth without harmonic components. And, the average tracking error, Qerr, is zero. This test further confirms
that DPDO can eliminate steady-state tracking error in the DPPC when inductance mismatch exists. However, large
overshoot can be seen in P ref step responses. By contrast, when ∆L adaptation is enabled, DPDO based DPPC
shows superior performance over prior DPPC and DPPC with only DPDO, as can be seen from the results shown
in Fig. 12.
According to the above tests, it can be concluded that DPDO based DPPC with ∆L adaptation has best
performance among three methods. In the following two tests, the influence of resistance error ∆R will be evaluated.
From analysis in [12], it can be seen that larger R̂g with smaller L̂0, and smaller R̂g with larger L̂0 can result in the
worst working conditions. Hence, these two test cases were performed to verify the effectiveness of the proposed
method. The results are shown in Figs. 13 and 14. It is seen that Qerr is nearly zero. Actual power P can track
P ref quickly with no significant overshoot during transient process for both test cases.
Figs. 15-17 present responses of the proposed DPDO based DPPC under two-phase voltage sag, three-phase
voltage sag and one-phase deep voltage sag conditions respectively. In these tests, P ref = 600 W. With ideal grid
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Fig. 13. Experimental results of DPDO based DPPC with ∆L
adaptation when R̂g = 2Rg and L̂0 = 0.5Lg . uabc: 150 V/div,
P : 500 W/div, Q: 500 Var/div, Qerr : 100 Var/div, iabc : 8 A/div.
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time (s)
Fig. 14. Experimental results of DPDO based DPPC with ∆L
adaptation when R̂g = 0.5Rg and L̂0 = 2Lg . uabc: 150 V/div,
P : 500 W/div, Q: 500 Var/div, Qerr : 100 Var/div, iabc : 8 A/div.
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Fig. 15. Experimental results of DPDO based DPPC with ∆L
adaptation when 50% voltage dips in phase-A and phase-B are applied.
uabc: 150 V/div, P : 500 W/div, Q: 500 Var/div, iabc : 8 A/div.
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Fig. 16. Experimental results of DPDO based DPPC with ∆L
adaptation when 50% voltage dips in three phases are suddenly applied.
uabc: 150 V/div, P : 500 W/div, Q: 500 Var/div, iabc : 8 A/div.
voltages, it is seen that both active power and reactive power are kept constant at their references and three-phase
grid currents are balanced and sinusoidal. After voltage dip, active power P can return to its reference quickly
and twice of grid frequency oscillations can be observed in the reactive power when grid voltages are unbalanced.
However, shapes of grid currents are still sinusoidal. Additionally, there is no inrush current when voltage sag
suddenly occurs. The steady-state results are in accordance with that presented in [18], [31]. These tests confirm
that the proposed method can properly work under both ideal and severely unbalanced grid conditions.
The effectiveness of inductance estimation was also evaluated. Fig. 18 shows the estimated L̂g when there is 50%
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Fig. 17. Experimental results of DPDO based DPPC with ∆L
adaptation when 90% voltage dip in phase-A is suddenly applied. uabc:
150 V/div, P : 500 W/div, Q: 500 Var/div, iabc : 8 A/div.
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Fig. 18. Experimental results of DPDO based DPPC with ∆L
adaptation when L̂0 varies from 1.6Lg to 0.4Lg under unbalanced
grid condition. P : 500 W/div, Q: 500 Var/div, L̂0: 10 mH/div, L̂g : 10
mH/div.




Fig. 19. Experimental results of the proposed DPPC with step
frequency change of +5 Hz under unbalanced grid conditions. uabc:
150 V/div, P : 500 W/div, Q: 500 Var/div, ω̂g : 2π5 (rad/s)/div, iabc :
8 A/div.
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Fig. 20. Responses of DC-link voltage when external DC load is
suddenly applied under unbalanced grid conditions.Urefdc : 300 V, uabc:
150 V/div, P : 500 W/div, Udc: 20 V/div, iabc : 8 A/div.
voltage dip in phase-A. During experimental tests, the real inductance is not changed but L̂0 is deliberately varied
from 1.6Lg to 0.4Lg . It can be found that L̂g always converges to its actual value when L̂0 changes, indicating
that the developed inductance adaptive scheme works well with different inductance errors.
Fig. 19 illustrates the experimental results when +5 Hz sudden grid frequency change is applied under unbalanced
grid conditions. When grid frequency suddenly changes, there are some transient oscillations in both active power
and reactive power. However, the system is stable and there is no inrush current. As the estimated grid frequency


















Fundamental ( 50Hz ) = 8.0661, THD = 2.3853%
Fig. 21. Harmonic spectrum of phase current for the proposed DPPC.
gradually converges to its actual value with the implemented PLL, the whole system can return to its normal
operation after sudden frequency change.
Finally, the effectiveness of the proposed DPPC is tested with closed-loop DC-link voltage regulation. In this test,
the active power reference is generated by the outer PI controller as shown in Fig. 3. The results when the external
DC load is suddenly applied are depicted in Fig. 20. It can be found that when the external load is suddenly applied,
the DC voltage can quickly return to its reference (300 V) after a drop. Although grid voltages are unbalanced, the
active power is almost constant during steady state and three-phase currents are sinusoidal. Due to the influence
of the unbalanced grid voltages, there are minor oscillations at twice grid frequency in the DC-link voltage. To
eliminate DC voltage oscillations, control objective aiming at constant converter-side active power, as shown in [35],
can be selected. However, there would be significant power ripples at input-terminals. As this part is not the major
concern of this paper, it will not be further expanded and more details can be found in [35]. Harmonic spectrum of
the obtained phase current during steady-state operation is shown in Fig. 21. The current total harmonic distortion
(THD) is about 2.39%. Due to the use of SVM, high-order harmonics are mainly concentrated around multiplies
of switching frequency (10 kHz).
VII. CONCLUSION
In this paper, a DPDO based DPPC is proposed and experimentally verified with considerations of mismatched
model parameters and unbalanced grid voltages. The designed DPDO can accurately estimate disturbance resulting
from mismatched parameters. Stability and convergence as well as parameter tuning are theoretically analyzed.
The DPDO is designed in discrete-time domain, facilitating direct implementation in a digital controller. Due to
predictive ability of DPDO, delay compensation and disturbance estimation is simultaneously achieved. As a result,
tracking accuracy can be improved with mismatched parameters without significantly complicating implementation
when compared with a standard DPPC. To further improve dynamic performance, an inductance adaptation scheme
is developed, which can accurately estimate mismatched inductance with different initial errors. Experimental results
and comparative studies validate that the DPDO based DPPC with inductance estimation could achieve satisfactory
steady-state and dynamic performance under different parameter mismatches.
APPENDIX
During steady-state operation, Sk = Sref . According to (20), the following equation can be derived.











For two complex vectors A and B, A⊗ jB = AB. Hence, ug ⊗ uqg and ug  uqg can be expanded in terms of
ugp and ugn as
ug ⊗ uqg = (ugp + ugn)⊗ (−jugp + jugn) (68)
= |ugn|2 − |ugp|2 , (69)
ug  uqg = (ugp + ugn) (−jugp + jugn) (70)
= 2ugn ⊗ ugp. (71)
It can be seen that ug ⊗ uqg is a constant during steady state operation. In the following text, variable M is used
to replace ug ⊗ uqg for simplicity, i.e.,
M = ug ⊗ uqg = |ugn|
2 − |ugp|2 (72)
(67) can then be rewritten as











With a small sampling period, uk+1gn = u
k
gn (1− jωgTsc) and uk+1gp = ukgp (1 + jωgTsc). Neglecting T 2sc related
terms, (73) can be simplified as






According to (21) and (69),
JkωgS





∣∣ukgn∣∣2 + ∣∣ukgp∣∣2 − 2ukgp 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jωg∆L (ugp + ugn) + ∆R (ugp − ugn)
M
=
2P [(jωg∆L+ ∆R)ugp + (jωg∆L−∆R)ugn]
3M
. (77)
It is clear that ukd consists of the following FPSC u
k
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